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Abstract 
Trme to market IS one of the rmportant factors for success In the 
Applrcabon Specrfic Integrated Crrcurts (ASIC) The ASlC demands successful 
rntegration of vanous complex functions Irke Analog to Drgrtal Conversron (ADC), 
Phase Locked Loop (PLL), and Drgrtal Slgnal Processrng (DSP) seamlessly and 
In a short time Telecom ASlC appllcabons requrre clock generatron crrcurts, such 
as PLL, to be used for recovering hrgh-speed data from noisy envrronments 
Drgrtal crrcurts are generated through an automated process of synthesis using a 
rrch set of library cells However, desrgn automation for analog blocks such as 
PLL have been lrmrted due to the need for desrgning to second order 
performance specrficatrons, rather than just first order funcQonality Desrgnrng, 
verifying and charactenzrng PLLs in deep sub-mrcron technologres across 
Process, Voltage and Temperature (PVT) varrations takes large amounts of trme 
In thrs thesrs, a new design methodology usrng behavioral models wrth 
drfferent levels of abstraction for vanous PLL components has been proposed 
Two kinds of behavroral rnodels were considered (a) behavroral models for fast 
s~mulatron (b) behavroral rnodels for accuracy These behavroral models were 
srmulated usrng a commerc~ally avarlable behavroral srmulator (Cadence 
Spectre-S) and the performance was compared wth the BSlM3 SPICE 
srmulatron for a self-bras PLL arch i iu re  desrgned m a 130nm n-well process 
technology PLL performance parameters simulated using the fast behavioral 
models are accurate only to 50% wth respect to BSIM3 models The more 
accurate behavioral models are just 10% off from BSlM3 SPICE model. The 
srmulahon run time is reduced by a factor of 75 with respect to BSIM3 SPICE 
srmulabon. 
